Interconnect reliability has been regarded as a discipline that must be seriously taken into account from the early design phase of integrated circuit (IC). In order to study the status and trend of the interconnect reliability, a comprehensive review of the published literatures is carried out. This can depict the global trend of ICs' interconnect reliability and help the new entrants to understand the present situation of this area.
Introduction
Nowadays, the wireless communication industry has revolutionized the whole society, from satellite transmission, radio and television broadcasting to the ubiquitous mobile telephone. All these revolutions all need plenty of integrated circuits (ICs) which are a set of electronic circuits on one small plate ("chip") of semiconductor material. Modern ICs can be made compactly by incorporating up to several billions of transistors and other electronic components in an area of about 1 cm 2 . With the advent of 4 G era, the frequency and current density of IC increase dramatically, which can lead to the increase of IC failure. Hence, the IC reliability increases significantly as our reliance on electronic products has increased tremendously in our daily lives. Furthermore, all the transistors and components have to be electrically interconnected to provide the proper functionality in ICs. Interconnect reliability has attached increasing importance, especially when the line width becomes narrower that renders high current density as shown by Srinivasan [1] . As the IC undergoes the continuous downscaling according to the Moore's law [2] , interconnect reliability has become crucial and affected the performance, power consumption and reliability of the whole circuit [3] . Especially, the interconnect reliability of IC can directly determine the quality of communication.
Furthermore, to tackle the challenge of interconnect reliability, there are several reviews about interconnect reliability from different aspects. For example, Jeng et al. presented a broad overview on the reliability research of nanotechnology and highlighted the importance of interconnect reliability [4] . Hu et al.
reviewed the goals and constraints of MOSFET scaling, highlighting the role of reliability constraints [5] . Meanwhile, as to the research on reliability modeling and simulation, please refer to the works on EM by Tan et al. [6] [7] . Havemann reviewed the high-performance interconnects [8] . Soden discussed the role of IC failure by reviewing the new techniques and tools [9] . However, these reviews are confined in specific field without the status and analysis systematically of the overall trend. In order to understand the present situation and trend of interconnect reliability, a comprehensive review is necessary. Especially, a brief history and the future trend of interconnect system are summarized by some statistic surveys. All these can provide important guidance for the new researchers of this area.
This paper is arranged as following: the status and globalization trend of the interconnect reliability by statistical survey on more than 1000 papers during the last four decades are given in Section 2. The trends of interconnect modeling and interconnect process are illustrated in Sections 3 and 4, respectively. Finally, the challenge and prospect on the interconnect techniques are addressed in Section 5.
Statistical Survey Analysis
Over the past 40 years, the research on IC interconnect reliability has expe- Furthermore, the trend of CMOS technology node with physical gate length is shown in Figure 3 , which can demonstrate that the COMS technology node is identical with the development of electronic market. In turn, electronic market is closely following with the development of the semiconductor industry.
At the same time, a large amount of universities and companies have engaged in the research of interconnet reliability. The paper distribution of university and company during 1960 to 2017 is depicted in Figure 4 . This trend can be illustrated that due to the widely attention of industrial community, papers from company occupied the majority part at the begining. Then, with the rapid IC development, the academic community started to turn their attention to interconnect reliability. Therefore, papers from university increased significantly and even surpassed that of company from 1993. In a word, the research of interconnect reliability has received more attention year by year with widely cooperation. The papers of conference and multi-author are becoming popular. America is still the mainstream with the rapid rising in Asia-Pacific. All these indicate that interconnect reliability has become the focus to IC reliability [10] [11] . In order to study the interconnect reliability deeply, the trends of interconnect modeling and process are given as follow. for narrow interconnects [13] . The interconnect modeling trend is summarized in Figure 8 , it can be concluded that model is developed from physics-based model to failure model, from physical phenomena to essence origin. To cater for the temperature and thermo-mechanical stress effects, as well as other factors, the model has developed and improved from 1D to 2D and finally to 3D. It is worth to mention that in the 1960s to the early 70s, there was a climax of EM modeling. The first interconnect model was proposed by Black and known as the simple empirical model in 1967 which depicted the EM physical phenomena [14] . The first EM model was proposed by Huntington and Fiks which was known as the ballistic model [15] . Then, in order to limit current crowding, the 2D model emerged [16] . As most physical system can be described based on a set of partial differential equations, FEM is evolved to be a effective tool in solving these partial differential equations and obtaining solutions that represent the [20] . However, 2D modeling was also unable to represent the geometry of the whole circuit due to layers overlapping. Moreover, the studies were based on Al interconnect without considering void growth. With the scaling of the interconnect dimension and the increase in the number of metal layers, it becomes increasingly difficult to achieve the efficient simulation using 2D model. Therefore, the 3D model considering all the factors is needed. In 2001,
Trend of Interconnect Modeling
Dalleau and Weide-Zaage developed a FEA model for EM simulation from the perspective of driving forces considering dynamic void growth [21] . They developed the FEM to predict the EM voids, in which three mechanisms including EM, thermo-migration(TM) and stress migration(SM) were considered [22] .
Later, Tan et al. used FEM to finish 3D modeling analysis for simple circuit [23] .
Nowadays, it is popular to construct 3D model combining FEM to analysis EM
[24] [25] .
All the available models can reflect the evolution and state of the art for interconnect modeling [26] [27]. However, the modeling analysis in complicated circuit has not been studied, which is the next spot in future. That is to say, reliability modeling for complicated IC is urgent for us with the development of CMOS technique.
Trend of Interconnect Process
Nowadays, the advanced manufacture techniques enable a direct observation of the influence of process changes on the IC interconnect reliability. The decrease of feature size introduces random process changes which mainly come from pollution, environmental variation and high temperature [28] . It brings the variation of IC physical structure and degradation of the circuit performance.
The changes of different processes are summarized in Figure 9 . It can be observed that Al interconnect process is the dig to etching technique and interconnect is etched on Al film [29] . The process steps include etching, sputtering, exposure and cleaning [30] . Cu interconnect process was developed by IBM in 1985. Because it is difficult to etch for Cu, the double embedded technology, namely DD process, which includes oxidization, doping, deposition, printing, sputtering, electroplating, chemical mechanical polish (CMP), annealing and so on [31] . Photolithography is to carve micro holes and grooves on silica after precipitation. Sputtering is to make barrier layer (TaN/Ta) which can enhance the adhesion with Cu. The main purpose of electroplating is to make Cu film dense, no crack, no void and no defect. The CMP is the flattening treatment which is carried out on Cu layer and the main intention is to flat the surface and remove the morphology caused by deposition and etching [32] . It is used for global planarization and affords limited depth in optical lithography with the increasing interconnect level. Annealing is used to release stress and make grain uniform It should be pointed out that the serious process changes due to the deviation of non-ideal characters must be considered in circuit-level interconnect optimization [33] . It is difficult to predict and control the parasitic coupling effect which is caused by process changes. Cu DD as well as low-k material is proposed as the possible solution. Consequently, the integration of new materials, graphic through-hole, chip planarization have become serious challenges for interconnect process.
Challenges and Prospects
In recent decades, the technology of semiconductor has made great progress driven by the various application demands. In 90 nm node, the interconnect delay has exceeded gate delay, which shows that IC has developed from the transistor era into the interconnect era [34] . As reviewed in the previous sections, some interconnect methods are developed, especially for high power, large-signal and high frequency applications. However, the requirement for interconnect reliability is stricter than in the past. The modern interconnect reliability is faced with more challenges.
In the near term, the most difficult challenge for interconnect is the introduction of new materials to meet the targets of technology and reliability. The new material with better electrical conductivity and lower dielectric constant simultaneously is needed [35] . In addition, in order to enhance conductor feature and dielectric character, new materials and methods are continuously to be attempted, such as using the cooled metal, superconductor metal as interconnect materials and using optical or biology as interconnect dielectrics. In the long term, the impact of scaling down on interconnect must be mitigated. To design the reasonable interconnect structure is the pursuit of goals in future.
Furthermore, with the development of semiconductor technology, the higher requirements for interconnect technology and process are needed. Technologies must catch up with the exploitation of new materials and new methods. In order to keep continuous development, it needs to develop higher performance of interconnect technology which not only has larger breakthrough in material, but also innovates the interconnect structure. For instance, TSV technology is used in 3D interconnect to shorten the distance between lines. The asynchronous interconnect architecture has replaced the synchronous architecture. However, a massive reformation is still needed.
Meanwhile, in the deep sub-micron era, physical properties of interconnect lines would cause some restrictions, such as long transmission delay, low bandwidth and high power consumption etc. At the same time, the material may reach the physical extremity in one day. For example, the width restriction of silicon processing is 10 nm and it is difficult to produce the products with stable performance and high integration. When the feature size is approaching the physical extremity, electronic transition happens and results in the deadly leakage current. Meanwhile, the increase of integration density would lead to a sharp increase in cost. In addition, the transistor which is used as switch would generate enough heat to burn itself, thus IC will face the problem of power dissipation. Even the technology and physical problems can be solved finally, the increase of interconnect delay and performance degradation are not inhibited completely.
Therefore, in order to solve these problems and become compatible with existing semiconductor process, new innovation technology which can break the traditional limit should be proposed. Furthermore, it is reported that More-than-Moore is no longer to pursue the advancement of technology node costly, it can impulse comprehensive innovation and lead to fundamental changes in development of
ICs. All these can give some important guidance for the new researchers to understand the present situation of this area.
